Privacy settings | Privacy/Cookies | About our Ads | Legal Notices & Trademarks | Report Noncompliance | Site map | © 2018 Autodesk Inc. All rights reserved
Customize your EAGLE software with community-created programs.
Generates packages for SMT small outline diodes including SOD and others.\r\nUploaded by Weartronics from http://www.weartronics.com/
Generates packages for SMT molded body inductors, capacitors and diodes.\r\nUploaded by Weartronics from http://www.weartronics.com/
V2.0 of stkdoc.ulp. It creates now 5 Layers. It is now better suited for creating sandwich prints. V1.0 of zonedoc.ulp. It is for creating zone rulers and a partlist file with zone information. \r\nUploaded by Martin Bammer from TU Vienna
Export a text file of all connector pin locations (uses reference designator prefix) to compare with a mating board to be sure you have the interfacing connectors in the correct location.\r\nUploaded by Kevin Callan
Generates Drill Legends - This version (3.0) adds separate counts for plated holes, and draws table smallest-to-largest to better match drill config files.\r\nUploaded by Brad Goodman from Storigen Systems, Inc.
Dieses ULP dient dazu im Layout-Editor Bauelemente entlang eines Kurvenzuges anzuordnen. Sehr nuetzlich zB fuer aus LEDs bestehenden Quasi-Analog Anzeigen. \r\nUploaded by Johannes Frank
HVPack V1.0 - A collection of new and modified ULP´s Eine Sammlung neuer und erweiteter ULP´sContains: APRINT, BOM3, DRILLCFG, DRILLS, MAKEJUNC, PART2HTM, REPLACE, ROB, SNAP50, SNAPEW25 and UNROUTED.\r\nUploaded by Helmut Vaupotitsch from ITEC
Similar to silk.ulp, but updated for EAGLE 4.11 and with enhanced functionality.\r\nUploaded by Robert K NIchols from Self-organized
ERC-Ergänzung, prüft auf nicht eingefügte Input-Pinssearch for all uninvoked gates with INPUT-Pins\r\nUploaded by Stefan Waldeck from Jünger Audio
This ULP can be used to convert a Tango format netlist for input to the Eagle Lite board layout tool. It is a modified version of Ralf Kilgass\" ULP that runs into problems when used with Lite due to the board size limitation.\r\nUploaded by David A. Fishman from Eastern Engineering Labs